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SUMMARY
The X-ray Multiwire Proportional Counter is a flight type
scientific instrument designed to measure cosmic X-ray fluxes
at sounding rocket altitudes in the energy range of 0.1 to
10 KeV. Four instruments will be launched in a Black Brandt
IV rocket employing different combinations of detector
windows and gas.
The Multiwire Proportional Counter detector is constructed
with two layers of twelve I"xl"xl8" cells. A columnator
is mounted on the face of one layer whose cells are wired
together alternately to form two main detector sections.
The Electronics and Gas Regulation systems are mounted on
the face of the second layer whose cells are wired together
to form one Anticoincidence Detector section.
X-ray events occurring in any of the twelve main detector
cells are converted into voltage pulses and measured with a
32-Channel Pulse Height Analyzer.
Normally X-rays will have short ionization paths in only one
of the main Detector Cells at a time and won' t enter the
Anticoincidence Detector cells. To distinguish between
X-rays and charged particles, the instrument includes a
Coincidence Discriminator (to detect events taking place in
two adjacent cells simultaneously), an Anticoincidence
Discriminator (to detect an event taking place in an Anti-
coincidence Cell) , and a Pulse Rise Time Discriminator. The
Pulse Rise Time is equal to the Charge Collection Time which
is inversely proportional to the ionization path length.
The instrument includes an Automatic Gain C.ontrol (AGC)
system designed to maintain constant system gain during the
data collection under conditions of varying gas pressure and
gas impurities. The AGC system employs feedback control of
the detectors high voltage.
A Nikon camera, with an automatic picture-taking control
system, is to be flown with the four gas proportional counters
to correlate the rocket's pointing direction with the astro-
nomical source of the X-rays.
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1. INTRODUCTION
The instrument described in this report was designed for a
rocket borne experiment in the field of X-ray astronomy.
The objective of the experiment was to measure and study
the sources and diffuse background of extra-solar X-rays
in the energy range from 0.1 — 10 KeV. Measurements of
stellar X-rays in this range can only be made above the
atmosphere at altitudes greater than about 120,000. ft. This
experiment was designed for the Black Grandt VC rocket. The
basic design of detector and electronics was taken from
suggestions made by the University of California under NASA
contract NAS 9-11024. Major redesign of all electronic
components was done by the Lockheed Electronics Co., Inc.,
under NASA contract NAS 9-5191. Scientific investigators
from NASA-MSC and the University of Houston provided technical
direction for the project.
The electronic systems were completed in August 1971.
Because of .reductions in the NASA budget, the planned flight
for the summer of 1972, from White Sands, New Mexico, was
cancelled. A proposal was made to Kitt Peak National Labora-
tory through the University of Houston for a rocket ride.
However, this request was unfruitful. Other sources of
assistence in acquiring a rocket ride are being investigated.
In addition, a proposal has been made to NASA-MSC to fly an
X-ray astronomy experiment using technology developed for
this project on the Post Apollo International Rendezvous
and Docking Mission.
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2. SYSTEM - . .
The wiring Schematic, Soft X-Ray Equipment (with wiring
interconnections) is shown in Figure 2-1.
The detector is wired into three sections: an Anticoincidence
Section and two Main Sections. An event in the .detector is
converted into a pulse, the height of which is proportional
to the energy of the X-Ray event. A Pulse Height Analyzer
converts the pulse heights into five bits of digital data.
Three additional bits of data (bringing the total to eight
bits per pulse) are generated by discriminators. These
three additional bits are generated by the discriminators
under the. following circumstances:
• A charge collection time (Pulse Rise-Time Discriminator).
• The simultaneous occurrence of an event in both main
sections (Coincidence Descriminator). .
• The simultaneous occurrence of events in the Anticoin-
cidence Section as well as in either of the two Main
Sections (Anticoincidence Discriminator).
The tail pulses from the change-sensitive preamplifiers are
amplified (without shaping) by the "fast" amplifiers, to
provide large tail pulses for
 rthe Rise Time Discriminator.
The large tail pulses are then shaped and summed in the Main
Post Amplifier.
The Pulse-Height Analyzer (PHA) consists of a linear gate, a
pulse stretcher, and a successive approximation Analog-to-
Digital Converter. The PHA control opens the linear gate when
a pulse occurs, initiates the Analog-to-Digital conversion,
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and generates a dump command (to discharge .the pulse stretcher
when conversion is complete). It als'o pulse-gates the dis-
criminators, guaranteeing that any generated discriminator
bits correspond only with the pulse being analyzed by the
PHA. The PHA control also sends a busy signal to the tele-
metry interface when a pulse is received. The busy signal
is removed when the PHA control receives a CLEAR pulse from
the telemetry interface.
The five bits of pulse height data (from the A-to-D Converter)
and the three discriminator bits are transferred to the Tele-
metry Interface Storage Register when a conversion is completed.
The data is made available to the telemetry when the DTL out-
put gates are enabled. This transfers the data from the stor-
age register to the gate outputs. The DTL gates are enabled
only when the following conditions occur simultaneously: an
interrogate pulse is received, the "busy" signal is present,
and the A-to-D Converter is not converting.
An Automatic Gain Control System is incorporated to maintain
constant overall system gain during those periods when the
gas gain of the proportional counter changes. These changes
may occur due to deterioration of the gas, pressures change, or
for other reasons. This system is based on a paper by Mike
Lampton ("Feedback Control of Proportional Counter Gain",
Review of Sci. Inst., January 1971). The system utilizes a
Kev Iron-55 calibration source located in the Anticoincidence
Detector Section. A discriminator outputs UP pulses to an
up-down counter if pulse heights are below the discriminator
level and DOWN pulses to the counter if the pulses are above
the descriminator level. The up-down counter's output programs
a Digital-to-Analog Converter which controls a programmable,
2-3
high voltage power supply. Changes in the High Voltage
Detector bias compensate for changes in pressure and impurity
in the detector and thus enable it to maintain constant gas
gain and the pulse heights.
SYSTEM GAIN PARAMETERS
When the energy of an X-Ray event reaches 10 KeV, the elect-
ronics system of the proportional counter produces a 5 volt
semigaussian pulse at the amplifier input to the Pulse Height
Analyzer.
The charge deposited on a detector anode wire when an X-Ray
event occurs is :
W
where E = X-Ray energy, eV
G = detector gas gain, electrons per electron
e = electron charge, coulombs per electron
W = gas work function, eV per electron
The voltage from the amplifier is :
V PA C C W
where Q = preamplifier feedback capacitor, farads
A = amplifier gain, volts/volt
2-4
Block diagrams with the main channel gain parameters, are
shown in Figure 2-2.
Automatic Gain Control System Parameters
The automatic gain control system operates with a P-10 pro-
portional Counter Detector. It is capable of "locking-on"
in flight. It reaches equilibrium within one second. It
can maintain the detector's gas gain-at 10,000 over the
pressure range of 1.1 to 2.1 atmospheres. It does this with
less than 1 percent deteriorization in the pulse height res-
olution as compared with the fixed voltage-pressure of Fe
histograms.
The important system parameters are:
• The detector pressure vs voltage vs gas gain.
• The strength of the Fe calibration source.
• The preamplifier-amplifier gain.
• The mean discriminator level.
• The number of bits in the up-down counter and Digital
to-Analog Converter.
• The high voltage supply range.
The preamplifier and amplifier gains in the AGC channel are
identical to those in the main channels. The mean level
discriminator is set at 3 volts for the 6 Kev Fe source
which sets the pulse level for the maximum energy 10 Kev
X-rays at 5 volts.
2-5
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The count rate from the Fe source is limited to 1000 counts
per second to avoid main channel contamination. Nine bits in
the Digital-to-Analog Converter and Up-Down Counter result in
the required response and resolution (see Lampton's paper in
Appendix A for the resolution and response equations). The
high voltage supply has a range of 1500 to 2600 volts. From
the gas gain vs voltage vs pressure curves, shown in Figure
2-3, it is seen that 1850 volts are required to maintain the
gas gain at 10,000 when the pressure is 1.1 atmospheres.
2,000 volts are required to maintain the gas gain at 10,000
when the pressure is 2.1 atmospheres.
With a propane gas proportional counter detector, the Auto-
matic Gain Control System must maintain the gas gain at
40,000 in flight at a pressure of 0.2 atmospheres and allow
a pulse from an Am source to be seen on the ground at 1.2
atmospheres. From the gas gain vs voltage vs pressure curves
for propane, shown in Figure 2-4, it is seen that 1630 volts
are required to maintain the gas gain at 40,000. At 2.2
atmospheres the propane gas gain is only 50 which will not
produce a large enough pulse from the Fe source to operate
the AGC. For ground checkout an Am source will be installed
in -the rocket door and should produce enough charge in the
counter per event to operate the AGC at a gas gain as low as
10. During the flight the Am source will be removed when
the rocket door is opened and the AGC will operate with the
Fe source.
High Voltage Bias and Filter Network
The high voltage bias and filter networks and the preamplifier's
feedback network were designed to allow a high gas gain slew
rate during the initial AGC "lock-on" and yet still provide
enough filtering to prevent high voltage changes to appear
2-7
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Figure 2-4. — Propane Counter Pressure Versus Voltage Versus Gas Gain Curves.
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as noise at the preamplifier's output.
The Automatic Gain Control System is shown in Figure 2-5,
detailing the bias and filter networks. 40M£2 resistor (R)
loads the Velonix high voltage power supply at 50 percent
of full load, allowing a minimum of 1,000 volts per second
slew rate. A one second time constant filtering is provided
by lOMfi resistors (R1A, RIB and R1C) and 0.01 microfarad capa-
citors (CIA, C1B and C1C). High frequency isolation between
the high voltage supply and the three detector sections is
provided by lOMfi resistors R2A, R2B and R2C. Coupling the
pulse charge from the detector into the preamplifier are
1,000 picofarad capacitors C2A, C2B and C2C.
The preamplifier's tail pulse time constant is 10~ seconds
determined by the 1.0 picofarad capacitor C and the 10M£2
feedback resistor R . Feedback resistor R can't be reduced
below lOMfl because of the increase in thermal noise generated
by the preamplifier as discussed in section 3.2. However,
the feedback time constant is much smaller than the main
filter time constant so that step voltage changes in the
high voltage supply, produced by the Auto-Gain Control, do
not significantly affect the preamplifiers output. The
voltage change in the preamplifier produced by a high voltage
change may be expressed as:
2-10
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= ratio of feedback to main filter time control
2
= ratio of coupling to feedback capacitors
The 20 millivolts is negligible because of its low frequency
which makes it appear as a base line shift easily removed by
AC coupling.
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3. ELECTRONIC PACKAGING . .
The proportional counter electronics are hermetically
packaged in a sealed aluminum housing as shown in the iso-
metric exploded assembly drawing of Figure 3-1. A detailed
drawing of the electronics housing is shown in Figure 3-2.
Figures 3-3 through 3-6 depict the details of the electronic
housing's top cover, bottom cover, PC card guides, and gasket.
The major portion of the electronics are mounted on 11 3.2
in. by 2.8 in. printed circuit boards. Each circuit board
plugs into a 22-pin Winchester connector mounted in the base
of the housing.
Each of the three preamplifiers and the DC-to-DC Converter
are packaged in individual aluminum housings and are located
within the main electronics housing. Details of the pream-
plifier housing and cover are shown in Figures 3-7 and 3-8
respectively. Details of the DC-to DC converter housing and
cover are shown in Figures 3-9 and 3-10 respectively.
Power enters the housing via a 9-pin cannon connector mating
and data exists via a 15-pin connector, 9-pin and 15-pin test
connectros are provided with pin-for-pin jumpers to the power
and data connector. The incoming power and power grounds are
filtered by Erie filtercons. The three detector inputs, the
three preamplifier test imputs, and the control signal to the
high voltage supply are routed through the housing by means
of miniature Sealectro Convex coaxial connectors. These coax-
ial connectors have disconnects on either side of the housing
to permit easy preamplifier removal.
3-1
The camera is mounted with the camera control electronics
as shown in the isometric explode assembly drawing, Figure
3-11.
Figures 3-12 through 3-15 depict the details of the Camera
Control Housing and Cover, Digital Display Projector Housing,
and the camera clamp.
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4. PREAMPLIFIERS
There are three preamplifier modules in each electronic
housing. Each preamplifier module includes a low noise,
high speed, charge sensitive, preamplifier and a high slew
rate, post amplifier. The charge sensitive preamplifier's
rise time is less than 30 nanoseconds and its noise is less
than 7 Kev (referred to silicon). The schematic diagram,
the board assembly, and the printed circuit layout are shown
in Figures 4-1 through 4-3 respectively. The post amplifier
has a slew rate of 1000 volts per microsecond which preserves
the 30 nanoseconds pulse rise time at its output.
The signal coming from the preamplifier can be expressed as:
Q e"t/T
:
 epACt) = Cj , . (1)
where Q = signal charge at the preamplifiers input
C = C17 = ]pf = preamplifier's feedback capacitor
T^ = R_C, = R21 C17 = (107 n) (Ipf) = 10"5 seconds
r r r
= preamplifier signal decay time.constant and R
is a high valued resistor connected across C .
In the complex frequency domain equation (1) becomes
2_ 1
= C^ TfS + 1 (2)
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It is desirable to reduce the preamplifier signal decay time
constant from 10 seconds to 10 seconds before it enters
the high slew rate amplifier. This is accomplished with a
pole-zero concellation network whose transfer function in
the complex frequency domain is: ...
K, (T S + 1)
JL Z
T S + 1
P
i
 v
 R5 - IKfi
where K, =
^1 Rc + Rno + K R 1 C .IKft +5 1 o Ib
= 0.091 = DC gain of the pole zero network, K
is the R,- potentiometer setting1 o
Tz = ^R13 + KR16^C19 = 10~5 S6COndS
= time constant of the "zero"
T = R C,^ = time constant of the polep 5 19
The signal into the amplifier can be expressed by combining
equations (2) and (3)
0
= F Z -3—
^ Cf
 (TfS
The time constant of the "zero" can be exactly matched to the
preamplifiers decay time constant by adjusting potentiometer
R so that the input to the amplifier is1 6
'
 = 1
4-5
The AC gain of the pole-zero network is approximately 0.4
producing a 0.2 volt pulse out of the pole-zero network when
the event energy is 10 KeV.
The transfer function of the high slew rate amplifier may be
expressed in the complex frequency domain as
where
TI» = R.CIO = 5 x 10"9 sec .1A 6 18
T2A = R20C8 " 5 X 10~3 S6C t0 10 X 10"3 SGC
The pulse gain of the fast amplifier at the leading edge
pulse frequency of 30 mHz is approximately
SOmHz R20C18S (1.2 x 1Q3 ft)(5"_)(30 IHz)pf
= 5
Thus the pulse out of the amplifier is a tail pulse having
a rise time of 30 nanoseconds, a fall time of 1 microsecond
and an amplitude of 1 volt for a 10 KeV event.
The components of the preamplifier's noise are listed in
Table 4-1. The charge sensitive preamplifier has three main
stages: (1) a FET (Q1) for high input impedance, (2) a
common base stage (Q ) for voltage gain, and (3) a complemen-
tary follower pair (Q and Q ) for isolation. Q sets the
4-6
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current bias for FET, Q 1. Q provides a current sink
load for Q . FET Q is a source follower providing a
high impedance load for the common base stage.
The amplifier section has two common collector stages
(QQ and Q ) for gain and a complementary follower pair
(Q1Q and Q^) . R19>'C19, RIQ, CIQ form the negative
feedback impedance network which determines the amplifiers
gain.
Diodes CR1 and CR2 provide 3000 V short circuit protection
at the preamplifiers input. Capacitor C and resistor R
form a positive feedback speed-up network. T and T are
peaking coils.
Capacitors C and C respectively, AC couple the
detector and test inputs into the preamp. Resistor R
provides output short circuit protection. CR is a 3V
zener diode which level shifts the + 15V supply voltage to
+ 12 volts. Inductors L , L , L and L , capacitors C ,
C2' C3' C4' C5' C6' C7' C9' C10' Cll» C12' C14' C15 and
C , are filter elements. Diodes CR5, CR6, CR7, CR8 and
J. 8
CR9; Resistors RI , R2, R3, R4, R?, Rg, RIQ, RI;L, R12, R13,
R14' R15' R17' R18' and R19 are bias elements.
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5.0 MAIN AMPLIFIER
The main amplifier includes two Ortec-type active filter
amplifiers which shape the tail pulses from the two main
preamplifiers into semigaussian pulses having a one micro-
second time constant. The semigaussian pulses are then summed.
The main amplifier schematic is shown in Figure 5-1. The
board assembly is shown in Figure 5-2. The printed circuit
layout is shown in Figure 5-3.
The active filter section is shown in Figure 5-4.
For K=2, the transfer function becomes
_K '2
e out _ R2C2 R2C2
e in
 C2 , 2S , K Q2 25
b
 RC ^2 . RC
R2C2
(S + 1 + j\ IS + 1 - f\
\ RC / ( -RC~"j
For a given resolving time (RC), the time response of the
filter network depends only on K. In this case, the complex
roots cause an underdamped effect which reduces the resolving
time and results in a more symmetrical pulse shape.
A one microsecond time constant was chosen ,as a compromise
between a larger signal to noise ratio and pulse pile up.
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6. LINEAR GATE - PULSE STRETCHER
The Linear Gate-Pulse Stretcher is a high-speed, low-distortion,
switch and peak detector. The circuit adds less than five
millivolts of error to a one microsecond pulse 25 millivolts
high. It accepts the first pulse in an interrogate interval
and stretches its peak value for 40 microseconds to allow an
Analog-to-Digital conversion.
The schematic diagram board assembly, and printed circuit
layout are shown in Figures 6-1, 6-2, and 6-3 respectively.
The input pulses from the main amplifier are AC coupled
through capacitor C2, delayed for 100 nanoseconds by delay
line LI to allow time for the gate to open, and inverted by
amplifier Al.
The gate consists of Field Effect Transistors (FET) Q and
Q , which have no effect on the pulses when the gate is open
but short them to ground when the gate is closed. The use of
two FET's instead of one increases the pulse attenuation when
the gate is off from 95 percent to 99 percent. The gate's
speed is 50 microseconds. . The gate's driver circuit consists
of transistors Q3 and Q4, resistors R18; R22, R23, R33 and R34,
and capacitor C14.
The accuracy of high-speed, low-pulse-level, linear gates is
limited by the electron charge coupled across the FET's gate-
to-source junction, which adds to the pulse height. To com-
pensate for this, a charge cancellation circuit is employed
consisting of capacitor C5 and resistor R driven by the
inverse of the linear gate command pulse.
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The main elements of the peak detector are rectifier diode
CR2 and holding capacitor C12. These, elements are included
in the closed loop of the unity gain operational amplifier
A3, compensating for the voltage drop across diode CR2.
Amplifier 44 is a buffer reducing pulse "droop" during the
A-to-D conversion. Diode CR1 reduces the charge coupled
across diode CR2 by clamping the output of amplifier A3 to
zero volts instead of allowing it to swing to a minus
fifteen volts when the pulse slope becomes negative.
A constant-current dump circuit, consisting of transistors
Q5, Q6 and Q?, and resistors R24, R26, R27, R28, R29, R31,
and R32, discharge the holding capacitor after the conversion
is complete. A charge cancellation circuit, consisting of
capacitor C13 and resistor R25, is included.
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7. PULSE HEIGHT ANLAYZER CONTROL "
The Pulse Height Analyzer (PHA) Control circuits accepts
semigaussian .pulses from both the main and AGC amplifiers.
It then generates the linear gate, the charge cancellation,
the dump commands for the linear gate-stretcher circuit, the
START CONVERSION command for the Analog-to-Digital Converter,
the "busy" signal for the telemetry interface circuits, and
the OK-TO-DISCRIMINATE command to the rise-time and coin-
cidence discriminators.
It also includes a single-pole, double-throw switch which
routes the pulses from the Anticoincidence Amplifier to the
Pulse Height Analyzer upon receipt of an AGC control command.
The schematic diagram, board assembly, printed circuit lay-
out, and the timing diagram are shown in Figures. 7-;1,; 7-2,
7-3, and 7-4 respectively.
The low level discriminator (AR1) is set at 25 my (50 ev) .
All signals below this level are considered noise. When a
pulse is received above 25 mv it sets the busy flip-flop
(Z ), triggers the DUMP command one-shot (Z ), and generates
an.OK-TO-DISCRIMINATE command to the rise-time and coinci-
dence discriminators. The busy flip-flop (Z ) generates
the BUSY command to the telemetry interface and triggers the
linear gate one-shot,. (Z ). The linear gate one-shot (Z)
generates the linear gate .commands (LG and LG) and triggers
the start convert one-shot (.Z ) . FET'.s Q3 and Q4 form a
single-pole, double-throw switch which routes the AGC ampli-
fier pulses to the Pulse Height Analyzer when an AGC CONTROL
command is logic "1", and similarly routes the main ampli-
fier pulses when the command logic is "0".
7-1
O
PP
6
03
f-i
bO
oj.
•H
O
u
e
<L>
X
U
bO
•H
7-2
»!
s« §irfiii
els
o 2
S I-
IS-
7!
XI
ii
i&
III
o
!H
-P
c
o
CJ
a,
M; si
; ^ o5
i!fc! i**it ll
•is
I 40
UB
0
to
tn
rt
O
PQ
(NJ
I
0)
!H
3
bO
7 - 3
to
SK\
T^oO O
O.
^JS't^KT
o
7?-
o
o o rt^!
uJ O
O OO O
I
li
< pJ L-<x o co Q^ 2
< t 2Q
 o a:
u u
g l - S c
o g in
ijs^ ^
S o
§
i§
<\J
g-
*ISf
£Q
3If
rJ
LU
(P
rH
O
O
CJ
as
03 .
•H
Q
J-i
O
CD
in
7 - 4
LINEAR,
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Figure 7-4. - PHA Input Control Timing.
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8 . ANALOG-TO-DIGITAL CONVERTER . . . .
The Analog-to-Digital (A-to-D) Converter forms the heart of
the Pulse Height Analyzer. The A-to-D'Converter is a 12-bit,
successive approximation type employing three Analog Devices
(AD550 monolithic quad current switches) and an AD850 pre-
cision resistor network. Although only five bits are trans-
mitted, an accuracy equivalent to at least that of a 10-bit
converter is required to achieve the one percent differential
channel linearity specification. The five-bit conversion
time is . less than 40 microseconds.
The schematic diagram, board assembly, and printed circuit
layout for the Analog portion of the .A-to-D converter are
shown in Figures 8-1, 8-2, and 8-3 respectively. The
schematic diagram, board assembly,.and printed circuit layout
for the Digital portion of the A-to-D Converter are shown
in Figures 8-4, 8-5, and 8-6 respectively,. .A simplified
block diagram of the A-to-D Converter is shown 'in Figure 8-7.
Digital inputs from the "D" register are converted into
weighted currents by.the switches and summed by the resistor
network. The reference amplifier (AR,) makes the current
in the switch reference transistor equal I _ (see Figure 8-7)
by controlling the Base-to-Emitter voltage of all the
transistor switches. This weighted current is subtracted
from a current proportional to the input analog voltage.
The polarity of the resulting error current is fed back to
the "D" register to either leave or reset the bit being
compared. The converter starts each conversion upon receipt
of a positive Start Convert pulse. During conversion the
status output is low or "busy".
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9. TELEMETRY INTERFACE
The telemetry interface accepts
 :.£ive bits of. pulse height
data from the A-to-D Converter and three bits of discrimina-
tor data from the coincidence, anticoincidence and rise-time
discriminators. The data is transferred to the telemetry
upon receipt of an interrogate pulse from the telemetry.
The telemetry interface uses a status signal from the A-to-
D Converter and a busy signal from the PHA control circuit
to insure that data will be available for transfer only if
an X-ray event has occurred within the previous interrogate
interval and if the A-to-D Converter is not converting.
DTL output gates are provided to allow wire-or multiplexing
into the telemetry's PCM encoder. The schematic diagram,
board assembly, printed circuit layout, and timing diagram
are shown in Figures 9-1, 9-2, 9-3, and 9-4 respectively.
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10. ANTICOINCIDENCE AMPLIFIER AND AUTO-GAIN-CONTROL (AGC)
DISCRIMINATOR
The Anticoincidence Amplifier shapes the tail pulses from
the Anticoincidence Preamplifier. ' It is an Ortec-Type active
filter amplifier identical to those in the main amplifier
section. For a discussion of this amplifier refer to Section
5. ' . " ' .
The AGC discriminator determines whether a pulse from the
Anticoincidence Amplifier is larger or smaller than a preset
level of three volts. On a scale which equates five volts
to an X-ray event energy of 10 Kev, a three volt level
corresponds to the 6 Kev energy of the Iron-55 calibration
source.
The discriminator sends a COUNT command to the up-down counter
whenever an X-ray is detected in the Anticoincidence Detector.
Coincidentally it sets the UP command to a logic "1" and the
DOWN command to a logic "0" if the pulse is less than three
volts. The reverse occurs if the pulse is greater than three
volts. Pulses below 25 millivolts, which correspond to 50
eV of energy are rejected as noise.
The schematic diagram, board/assembly, printed circuit layout,
and timing diagram are shown in Figures 10-1, 10-2, 10-3, and
10-4 respectively.
Comparator XI is the mean pulse level discriminator. Compara-
tor X2 is the noise level discriminator. A one shot (Z )
produces the one microsecond count pulses and a flip flop
(Z2) stores the UP and DOWN commands.
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11. AUTO GAIN CONTROL (AGC) UP-DOWN COUNTER
The AGC Up-Down Counter stores a digital number correspond-
ing to the program voltage required to program the high
voltage supply to a-level that produces three volt pulses
from the Anticoincidence Amplifiers when.,a 6 Kev X-ray is
detected. . • •'• , . " . ; - • . .
The 12-bit Up-Down Counter is implemented with three TTL
MSI 4-bit synchronous; Up-Down Counters connected in series.
The. counter will count up one bit when the UP,, command, .is
high and a clock pulse .is received. It will count down one
bit' when the DOWN command is .high and a clock ".pul's'e is re-
ceived. The UP and DOWN commands are inverted functions
insuring that only one of the two is high at any given time.
Logic is provided to inhibit the DOWN counts rwhen the counter
is loaded with zeros and UP count when the counter is loaded
with ones. ' , • ';
The schematic diagram, board assembly, and pr-inted. circuit
layout are shown in Figures 11-1, 11-2, and 1.1-3 respectively
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12. DIGITAL-TO-ANALOG CONVERTER .
The Digital-to-Analog Converter programs the high, voltage
supply with a zero-to-six volt analog voltage proportional
to the twelve-bit digital number stored in the AGC Up-Down
Counter. ''.• :. '',.'..•
The schematic diagram, board assembly, and printed circuit
layout are shown in Figures 12-1, 12-2 and 12-3 respectively,
The twelve-bit D-A Converter employs three Analog Devices
(AD 550 monolithic quad current switches) and an AD 850
resistor network. Digital inputs to the current switches
are converted into successive approximation-type weighted
currents by the current switches. The individual currents
are summed by the resistor network and converted by an
operational amplifier (AR ) into an analog voltage propor-
tional to the digital input. the switch currents are pre-
cisely controlled by reference amplifier AR1, which,forces
the switch reference transistor's: collector current to
equal a reference current of 0.125 milliamperes generated by
Zener diode CR1,.resistors R20,.R21, and potentiometer R7.
A block diagram of the Digital-to-Analog Converter is shown
in Figure 12-4. ;
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13. RISE-TIME DISCRIMINATOR
Generally X-rays will ionize a shorter path in a gas pro-
portional counter and thus have a shorter charge collection
time than will charge particles. . :
The Rise-Time-Discriminator will distinquish between nuclear
events whose charge collection time is. less than 75 percent
of, or greater than 125 percent of, a present time as low as
40 manoseconds. The operable range of! pulse, heights is 150
millivolts to 5 volts which corresponds to an energy range
of 300 eV to lOKev and all but the first of the 32 pulse
height analyzer channels. . : . ;
The schematic diagram, board assembly, printed-circuit layout,
and timing diagram are shown in Figures 13-1, 13-2, and 13-3
13-4 respectively.
First, the pulses from the preamplifiers are summed and filter-
ed with a 30 nanosecond time constant Twin-T notch filter which
reduces the noise but doesn't effect the pulse •rise-time.
The filter includes an operational amplifier whose active
elements are transistors Q , Q 2 » - Q 3 » Q4 and Q . The feedback
impedance networK consists of .resistors R5 and R6 and.capa-
citors C3 and C4. The input impedance network consists of
resistors Rl and R2 and. Capacitor Cl. If the differentiating
time constant of input network is set equal to the integrating
time constant of the bridged-T network and R1-R2-R and R5 =
3.
R6 = R then the transfer function of the filter in the complex
frequency domain becomes:
Ca (RaCa S + 1)
Z(S)
RbCbS
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After filtering, the rise time discrimination is performed
by comparing the pulse height of a differentiated pulse with
a shaped pulse whose pulse height is proportional to the
pulse height of the undif ferentiated pulse. This works
because the rise time is proportional to the pulse slope.
Before comparision the differentiated pulse is delayed 800
nanoseconds with respect to the shaped pulse so that the
peak of the differentiated pulse occurs when the shaped pulse
is at 50 percent of its peak value. The differentiator
includes a non-inverting operational amplifier whose active
elements are transistors Q6 , Q7 , Q8 and Q9 , and a feedback
network whose elements are capacitors CIS and C19 and re-
sistors R20, R21 and R22. At the frequencies of interest (30
to 200 nanoseconds) the transfer function of the differentia-
tion network becomes:
- (R20 | | R21) CIS S = 107 S
-
The output latch is strobed to insure that the pulse height
discriminator bit corresponds to the pulse being pulse height
analyzed.
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14. COINCIDENCE AND ANTICOINCIDENCE DISCRIMINATORS
If a pulse occurs.in the A and B channels simultaneously,
the comparators (AR1 and AR2) produce simultaneous pulses
setting an output flip-flop and sending a positive coincidence
data bit to the telemetry. If a pulse occurs in the anti-
coincidence channel, an output flip-flop will be set sending
a positive anticoincidence data bit to the telemetry.
The comparators' outputs are gated with the linear gate
command insuring that discriminator bits correspond to a
unique pulse analyzed'by the Pulse Height Analyzer. The
output flip-flop is reset with a CLEAR command from the
telemetry interface.
The coincidence discriminator will send a logic "1" bit to
the telemetry if ionization occurs simultaneously in two
adjacent Main Detector Cells. The Anticoincidence
Discriminators send a logic "1" bit to the telemetry if
ionization occurs simultaneously in a Main Detector Cell and
an Anticoincidence Detector Cell. ;
The schematic diagram, b.oard assembly, printed circuit
layout, and timing diagram are .shown in Figures 1.4-1, 14-2,
14-3 and 14-4 respectively.
Al and A2 in Figure 14-1 are comparators which produce
positive logic pulses whenever the shaped pulses from the
main "A" and main "B" detector sections go above a 25 milli-
volts noise discrimination level set by potentiometer R4.
If the two pulses occur simultaneously with the strobe pulse
(LIT) , the coincidence latch (Z2) will be set. If the
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positive AGC discriminator pulse occurs simultaneously with
the strobe pulse (HIT), the anticoincidence latch (Z22) will
be set.
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15. DC-TO-DC CONVERTER
The DC-to-DC Converter accepts a +24 volt to + 32 battery
input and supplies the electronics with plus and minus fifteen
volts at 300 milliamperes. The output is regulated to within
0.1 percent DC with less than 5 millivolts of output ripple
and less than 50 milliamperes current :noise fed back on the
line. .
The. schematic diagram is shown in Figure 15-1, the board
assemblies in Figures 15-2 and 15-3, and the printed circuit
layouts in Figures 15-4 and 15-5..
The power supply consists of a pre-regulator, a DC-to-DC Con-
verter, and a post regulator. The pre-regulator, converts
+24 volts to +32 volt input into a constant +21.5 volts at the
output of series pass transistor Q . The DC-to-DC Converter
converts the +21.5 volts into +18 volts and -18 volts at the
output of the H-filter sections. A.two-transformer converter
is used to increase the efficiency by saturating the smaller
core but not the main core. The .frequency of the converter
oscillator is 10 kilohertz which is mainly controlled by
characteristics of the transformer core. the oscillator
feedback transformer ,(T2) has a 2:1 turns ratio which provides
enough base-emitter voltage, to saturate transistors Q5 and
Q6 while providing 300 milliamperes emitter load. Q5 and
CR5 are protection diodes. Capacitors C2 and C3 reduce the
voltage spikes by slowing down.the square wave rise time.
Resistors R5 and R7 form a resistor divider, for starting the
oscillator. Zener diodes CR10 and CR11 protect the collector-
emitter junctions of transistors Q5 and Q6. The post regula-
tor consists of a Fairchild MA723 positive voltage regulator
and a Motorola MC1563R negative voltage regulator which drops
±18 volts at the filter output into ±15 volts at the power
supply output.
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16. TEST SET .
16.1 Introduction
The test set allows rapid ground checkout of the proportional
counter electronics. It provides power, simulates the teleme-
try, provides test pulses for the preamplifier test inputs,
stores the pulse height data, and provides for nixie tube or
digital printer readout of that data.
The Data Test Set supplies an interrogation signal to the
instrument at 1 kHz rate. The data output from the instru-
ment is monitored by the test set. The data is converted
from a binary word to BCD for visual and printer monitoring.
The data test set identifies the channel and accumulated
counts for a selected number of interrogations.
Single channel monitoring is accomplished by using the
manual mode of operation.
A selected group of channels can be monitored by using the
automatic mode of operation. The selected group of channels
are sequentially monitored with each channel being interro-
gated with a fixed number of interrogations as determined by
the operator.
The five prime data bits are converted to channels 1 through
32. The three diagnostic data bits consist of the rise time
discriminator signal (channel 33), the coincidence discrimi-
nator signal (channel 34), and the anticoincidence discrimi-
nator signal (channel 35).
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The block diagram of the Data Test Set is shown in Figure 16-1
The housekeeping test set supplies +28 VDC and +5 VDC to
the instrument in the DC power "External" Mode. The house-
keeping test set has two monitoring modes of operation. The
power mode monitors the external voltages, instrument current
drains, and internal voltages applied from another source.
The Analog Mode monitors voltages supplied to the instrument
and detector housekeeping signals.
The block diagram of the Housekeeping Test Set is shown in
Figure 16-2.
16.2 Front Panel Control Functions
16 .2.1 Data Test Set
16.2.1.1 POWER switch. Supplies power to the system when
in the ON position. Power lamp will indicate system power
status.
16.2.1.2 MODE switch. Selects the desired mode of operation
(Automatic or Manual).
16.2.1.3 START switch. Starts system operation.
16.2.1.4 STOP switch. Stops system operation.
16.2.1.5 AUTO. STOP switch. Stops system operation after
completion of cycle.
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16.2.1.6 CHANNEL START selector. Selects the first channel
to be monitored in the Automatic Mode of operation.
16.2.1.7 CHANNEL END selector. Selects the last channel to
be monitored in the Automatic Mode of operation.
16.2.1.8 CYCLE, SINGLE/CONTINUOUS switch. In the Single
Mode, the system will cycle through the selected channels
and stop. In the Continuous Mode, the system will continue
to recycle through the selected channels and stop only on a
STOP or AUTO. STOP command.
16.2.1.9 INTERROGATIONS/CYCLE (xlO3) switch. Selects the
desired number of interrogations per channel cycle. This
system's interrogation rate is set at 1 kHz, therefore a
selection of 1, 5, 15, or 60 seconds is available.
16.2.1.10 INTERROGATE INT./OFF/EXT. switch. Controls the
INTERROGATION command. INT. is supplied by the test set and
is at a 1 kHz rate. EXT. can be supplied from an external
source but can not be greater than a 2 kHz rate (high to low
signal compatible with 5 v logic).
16.2.1.11 AGC CMD switch. Supplies a PRINT COND. signal
to the printer when in the ON position.
16.2.2 Housekeeping Test Set
16.2.2.1 AC POWER switch. Supplies AC power to the +5 VDC
and +28 VDC power supplies when in the ON position. The
power lamp indicates that AC power is on.
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16.2.2.2 EXT. POWER switch. When in the ON position, it
makes +5 VDC and +28 VDC available to' the DE POWER switch.
16.2.2.3 DC POWER switch. When in the EXT. position, it
provides +5 VDC and +28 VDC to plug PI. When in the INT.
position, it exempts +5 VDC and +28 VDC from PI for monitor-
ing.
16.2.2.4 POWER/ANALOG MODE switch. When in the Power Mode,
it specifies the selected power positions to be monitored
by the multimeter. When in the Analog Mode, it specifies the =
selected analog positions to be monitored by the multimeter. g
16.3 Operation Procedures
16.3.1 MANUAL MODE of Operation
16.3.1.1 Connect the data and housekeeping cables between
the test sets and the instrument.
16.3.1.2 Insure that the EXT. POWER switch is off on the
Housekeeping Test Set and then turn on the AC POWER switch.
Switch the MODE switch to POWER and monitor the +5 VDC and
+28 VDC on the multimeter. Make screwdriver adjustments as
necessary. If test set power is to be supplied to the
instrument, position the DC POWER switch to the EXT. position.
16.3.1.3 Turn the EXT. POWER switch to ON and monitor +28 VDC,
+28 I, +5 VDC, and +5 I with multimeter. +28 I should read
approximately 0.540 and +5 I should read approximately 0.510. |
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16.3.1.4 Switch the MODE switch to ANALOG and monitor the
analog signals on the multimeter. Note, all analog signal
levels will be between 0 and 5 VDC. The signal level
monitored in volts will be a percentage of the maximum signal
with 5 VDC being equal to 100 percent.
16.3.1.5 Turn the power supply (RP-330) on.
16.3.1.6 Turn the Data Test Set POWER switch to ON and set
the MODE switch to MANUAL.
16.3.1.7 Set INTERROGATIONS/CYCLE to the desired number of
interrogations.
16.3.1.8 Set the INTERROGATE switch to either INT. or EXT.
If using the EXT. mode, refer to 16.2.1.10 for signal
specifications.
16.3.1.9 Set the CYCLE switch to either SINGLE or CONTINUOUS,
Refer to 16.2.1.8 for details.
16.3.1.10 Set the CHANNEL SELECT switch to the desired
channel.
16.3.1.11 If printout is desired, turn the PRINT CMD. on.
(Insure that the printer power is on and check the printer
for paper.)
16.3.1.12 If the AGC section of the instrument is to be
checked, turn the AGC CMD to ON.
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16.3.1.13 Push the START switch for system operation.
Note: If the CYCLE switch is in the'SINGLE cycle position,
the selected channel will be interrogated for the selected
number of interrogations, display the channel number and
counts on the visual display, print the channel number and
counts, and stop the system automatically. To monitor the
same channel again, a START CMD. is required. If the CYCLE
switch is in the CONTINUOUS cycle position, the selected
channel will be monitored until a STOP or AUTO. STOP command
is given.
16.3.2 AUTOMATIC MODE of Operation
Set the system controls in the same positions as for the
Single Mode of operation with the following exceptions:
16.3.2.1 Set .the MODE switch to the automatic position.
16.3.2.2 Set the CHANNEL START and END switches to the .
channels desired to be monitored.
16.3.2.3 Start and stop the system operation in the same
manner as for the Manual Mode of operation.
16.4 Theory of Operation
The Data Test Set electronics system is constructed using
Honeywell u-Pac I/C modules. A block diagram of the system
is shown in Figure 16-1. The module location is shown in
Figure 16-3.
A 1 kHz 50 percent duty cycle Interrogation signal is
provided to interrogate the instrument. Upon interrogation,
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the instrument provides the prime and diagnostic data to the
input (Jl). On the leading edge of each Interrogation signal
a 10 ysec. pulse is generated as an interrogation sample in
the control circuits of the test set.
Control signal flow charts, shown in Figures 16-4 and 16-5,
may be used as an aid in following the operation of the
system. System control circuits are shown in Figures 16-6,
16-7 and 16-16.
On the initiation of a START command (S2), a 10 ysec. signal
is generated and used as a system reset (SR). This signal
is delayed approximately 1 ysec. and then used as a SYSTEM
START command and an AUTOMATIC SET command.
The SYSTEM START command sets latch 5-32, enabling Gate 9-19
to accept the interrogation sample signal. When the system
is used in the AUTOMATIC MODE, the SYSTEM START command
provides an AUTOMATIC SET command through S5.
After enabling Gate 9-19, each interrogation sample is
delayed 50 ysec. and then generates a 10 ysec. pulse used as
the Data Transfer signal at 12-25. This signal is delayed
10 ysec. and then generates a 10 ysec. pulse used as the Data
Decode signal at 14-29. The Data Decode signal is delayed
10 ysec. and then generates a 10 ysec. pulse used to advance
the Interrogation Counter (Figure 16-8) and also as a
CONTROL command for the Automatic Mode. The Data Transfer
signal transfers the input data at Jl to the input data buffer
shown in Figure 16-9. The 50 ysec.- dalay between the start
of interrogation and the Data Transfer signal allows settling
time for the data presented at the instrument output.
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16-16.
The five prime data bits from the input data buffer are
presented to a 32-word decoder (Figure 16-10). Upon a Data
Decode signal, the decoded prime data and the three diagnostic
bits are presented to the data steering circuit (Figures 16-11,
16-12, and 16-13) . - \ •- •' -
The function of the data steering circuit is to select the
data channel to be monitored, either manually or automatically
(Figures 16-14, 16-15 and 16-16) and steer the selected-data
to the Data Counter (Figure 16-17).
After a preselected number of interrogations have^been .coun ted
(determined by the position of the interrogations/cycle switch
S8) , a 10 ysec. pulse is generated and used as the COUNTER
TRANSFER command (12-15) Figure 16-7. This command transfers
the accumulated counts in the data counter. to the data shift
register (Figure 16-18). ; :
The COUNTER TRANSFER command is delayed 10 ysec. and then
generates a 10 ysec. pulse used as the shift gate enable and
COUNTER RESET command. The COUNTER RESET command resets the
data counter. The shift gate enables a 64 kHz. Clock
signal to shift the data out of the data shift register
(Figure 16-18) and into the Binary to BCD converter (Figures
16-18, 16-19 and 16-20) . This command is also monitored by
a 16-bit shift counter. At the end of the 16-bit shift , a
10 ysec. pulse is generated to disable the shift gate shutting
off the 64 kHz clock.
The end shift command is delayed 10 ysec. and then generates
a 10 ysec. pulse used as the CONVERTER TRANSFER command. The
16-17
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CONVERTER TRANSFER command transfers the binary to BCD
converted data to the data transfer register (Figure 16-21).
The CONVERTER TRANSFER command is also used as a MANUAL SET
command in the Manual Mode of operation or a CHANNEL ADVANCE
command in the Automatic Mode of operation.
The CONVERTER TRANSFER command is delayed 10 ysec. and then
generates a 10 ysec. pulse used as a converter reset, PRINT
command and SYSTEM STOP control command.
SYSTEM STOP:is derived from several methods. By initiation
of a STOP command (S3), start latch 5-32 is reset inhibiting
gate 9-19. This action inhibits the Interrogation Sample
signal, therefore stopping the system.
A one cycle stop (S7). in the Manual Mode of operation (S5) is
derived from each CONVERTER RESET command. This command is
directed through (S5) manual and (S7) to start latch 7-13.
This command resets the start latch and stops the system.
A continuous cycle stop (S7) in the.Manual Mode of operation
(S5) is derived from each CONVERTER RESET command. This
command is directed through (S5) manual, gate .9-30 and (S7)
continuous. In order for this command to be directed through
gate 9-27, an AUTO. STOP command has to be initiated. This
command sets latch 9-6 which enables gate 9-28. This command
is then directed to the start latch through S7 and resets the
latch stopping .the system. . . . .
System stop in the Automatic Mode of operation is derived by
the same method except that the CONVERTED RESET command,
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generating the STOP command, is controlled by end channel
+ 1 gate 9 - 2 4 . The end channel + 1 signal enables gate 9-24
allowing the STOP command to stop system.
In the Manual Mode of operation, the data channel and channel
number is selected by setting the digit switches to the
desired number. The digit switch output is directed to the
Manual Channel select buf fe r shown in Figure 16-15. The
SELECT ENABLE command, when in the Manual Mode, presents the
digit switch setting to the data steering circuits (Figures
16-11, 16-12 and 16-13).
Each time a CONVERTER TRANSFER command is initiated, a MANUAL
SET command is generated. The MANUAL SET command transfers
the digit switch settings to the auto-man channel number
select circuit shown in Figure 16-16. The signals are then
directed to the channel counter circuit (Figure 16-15) which
in turn sets the channel number display to the selected
settings.
When operating in the Automatic Mode of operation, the SYSTEM
START command is directed through S5 generating a AUTO. SET
command. The AUTO. SET command generates a 5 usec. pulse
used to reset the Auto. Data Channel counter (Figure 16-14).
The reset pulse is delayed by 50 ysec. and then generates a
10 ysec. pulse used to set the Auto. Data Channel counter.
The channel to be set is determined by the setting of the
(S9-B) CHANNEL START switch. The AUTO. SET command also sets
latch 3 4 - 2 5 . Setting latch 34-25 enables gate 34-24 and
disables gate 34-30. At the time of each CONVERTER TRANSFER
command, a CHANNEL ADVANCE command is generated through S5 and
16-31
inverter 6 - 2 0 . With gate 34-24 enabled, the CHANNEL ADVANCE
command generates a channel number counter reset and resets
latch 34-25 . The CHANNEL NUMBER RESET command is delayed
10 ysec. and then generates a 10 usec. pulse used as an AUTO,
CHANNEL NUMBER SET command. The channel number set is
determined by the setting of (S9-A) CHANNEL START switch.
The CHANNEL ADVANCE command also generates an Auto. Data
Channel advance. With the initiation of the first channel
advance, resetting latch 34-25 and therefore enabling gate
34-30, each additional CHANNEL ADVANCE command will generate
an Auto. Channel Number advance command as well as an AUTO.
DATA CHANNEL ADVANCE command.
When the data channel counter advances to the end channel
(determined by the setting of S10-A), a signal is generated
which enables gate 35-17. Upon receiving the next END SHIFT
command, latch 35-7 is set. Setting latch 35-7 enables the
next INTERROGATION SAMPLE command to be gated through gates
34-19 and 34-7. This command resets and sets the Auto. Data
Channel counter to the Start Channel and the cycle starts
again. The first INTERROGATION COUNTER COMMAND initiates
a signal at gate 30-18 to reset latch 35-7.
16-32
17. CAMERA CONTROL •
17.1 Introduction
The Nikon camera photographs the stars in order to provide
rocket orientation to the exact source of X-ray emissions.
The camera control circuits open the camera shutter and
operate the F—250 film advance motor. The camera takes a
total of 250 pictures at the rate of one frame every 1.6
seconds. The shutter speed is set for 1/8 of a second.
Photography starts 64 seconds after receipt of a DOOR OPEN
signal. If the voltage of the DOOR .OPEN signal drops "to 0.0
volts, system operation ceases and will not resume again
until 64 seconds after the DOOR OPEN. Signal rises
to 5.0 volts.
17.2 Theory of Operation
The Block Diagram for the camera control circuits is shown
in Figure 17-1. In this diagram, the UJT oscillator pro-
vides a pulse rate of 1.6 seconds. This rate, however, can
be varied from 1/3 to 3 Hz by adjustment of potentiometer
R, (shown in Figure 17-2). This pulse triggers a one-shot
which provides an 80 msec wide pulse for advancing the
counters for the Digital-to-Analog Converter and the 7-
Segment LED Displays.
Another UJT oscillator, oscillating at the rate of 1 Hz,
provides the 64 second time delay after the circuit receives
the DOOR OPEN signal. These'pulses are fed to the. "4-64"
counter which counts 64 pulses and then emits an output
which removes the clamp between the first oscillator and
the one-shot.
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The trailing edge of the pulse from the first one-shot fires
the second one-shot which provides a 2b msec pulse with both
Q and Q outputs. The Q output is inverted by the blank-
ing input buffer which changes the voltage level from COS-
MOS logic levels to TTL logic levels. This signal illumi-
nates the LED display and the cross hair LEDs for a period
of 25 msec. The Q output is supplied to the relay board
(Figure 17-4). This signal is supplied through an opto-
electric isolator to relays which operate the camera shutter
and motor. The optoelectric isolator prevents noise fed back
from the motor to the logic circuits. The output of this
relay board is fed to the camera shutter and the motor
through a jack located on the front of the camera.. The 25
msec pulse opens the camera shutter. When the shutter closes,
the F-250 motor drive advances the film to the next frame.
Thus, if the shutter speed has been set for less than 1/40
of a second, the LED display and cross hair LEDs are still
illuminated after the shutter has closed and the motor is
advancing the film. This can result in.a blur on the film.
Therefore, shutter speed should be no less than 1/40 of a
second. - . '
The pulse output from the first one-shot supplies the 8-bit
counter of the Digital-to-Analog Converter. The counter
then supplies 8-bit binary output to the converter. The
converter, inturn, provides 0-5 volt output corresponding '
to the digital input. This output is fed to the unity gain
inverting amplifiers. This output is proportional to the
binary number at the input of the Digital-to-Analog Converter.
It will vary from 5 volts.to 0 volts as the counter counts
from zero to 256. It is fed into telemetry for transmission
to the ground along with other data. Ultimately it will be
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used to correlate the exposed number on the film with the
X-ray data received.
The clock pulse, which is used to expose the number on the
film, also advances both the Digital-to-Analog converter
and the 12-bit BCD display counter. The 12 BCD bits, or
three decades of information, feed the 7-segment decoder
driver which, in turn, provides power to the appropriate
segments of the LED Display. The corresponding number on
the LED Display will be illuminated when it receives an
output pulse from the blanking input buffer. This number
is then projected onto the back of the film by means of a
mirror and lens arrangement mounted inside of the display
box at the rear of the camera. This mirror and lens arrange-
ment provides the adjustment necessary to properly focus the
number on the back of the film. This number corresponds to
the frame number of the film which has been exposed.
17.3 Figures
The circuits necessary for the generation of the controls
to operate the film advance motor, and the LED Display are
mounted on printed circuit boards. These boards also include
the circuits which insure that the analog, voltage corresponds
to the exposed number on the film.
Figure 17-2 shows the schematic details of blocks 1 through
6 of Figure 17-1, Figure 17-3 shows the schematic details of
blocks 7 through 9 of Figure 17-1, and Figure 17-4 is the
schematic diagram of the relay board (block 16 of Figure
17-1). These circuit boards are located in the main housing.
17-7
The control circuits for the LED Display and the cross hair
LEDs are also mounted on printed circuit boards. These
boards are mounted on four of the interior walls of the dis
play box. Since this box must prevent external light from
entering the camera through the mirror-lens arrangement,
all joints of the box should be sealed with black tape.
The schematic diagram for these circuits is shown in
Figure 17-5. The interconnection diagram for the entire
system is shown in Figure 17-6.
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18. TEST RESULTS
The operation of the automatic gain control .system is demon-
strated in Figures 18-1 through 18-4. The histograms of a
6 Kev Fe source with the proportional counter in the Open
Loop Mode (fixed high voltage) and in the Closed Loop Mode
(Auto-Gain Control operating) are compared. The resolution
appears to have deteriorated less than 1 percent by the
Automatic Gain Control using either propane or P-10 detector
gas. The test hook-up is shown in Figure 18-5.
The pulse height calibrations of the five electronic units
are given in Tables 18-1 through 18-5. The differential
nonlinearity is seen to be less than 1 .percent for all five
units. The test hook-up is shown in Figure 18-6. The Rise
Time Discrimination versus Pulse Height is given in Table
18-6. The Ris.e Time Discriminator is seen to reject all
pulses whose rise time is greater than 50 nanoseconds and
to accept all pulses whose rise time is. less than 30 nano-
seconds for pulses whose heights fall in channels 2 through
32. The test hook-up is shown in Figure 18-7.
18-1
R = 17.21
Figure 18-1
Iron-55 Histogram with P-10 Gas and a Fixed High Voltage
R = 18.85%
Figure 18-2
Iron-55 Histogram with P-10 Gas and Automatic Gain Control
18-2
R = 20%
Figure 18-3
Iron-55 Histogram with Propane and a Fixed High Voltage
R = 20%
Figure 18-4
Iron-55 Histogram with Propane and Automatic Gain Control
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TABLE 18-1 PULSE HEIGHT CALIBRATION - UNIT 01
CHANNEL 10°C 30°C 60°C
RANGE (VOLTS)
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
4
4
4
4
4
4
3
3
3
3
3
3
3
2
2
•2
2
2
2
1
1
1
1
1
1
0
0
0
0
0
0
0
.882
.726
.571
.416
.257
.102
.945
.788
.629
.475
.317
.162
.003
.848
.291
.535
.375
.222
.064
.908
.750
.595
.437
.282
.123
.968
.811
.655
.497
.341
.184
.056
—
to -
to 4.
to 4.
to 4.
to 4.
to 4.
to 4.
to 3.
to 3.
to 3.
to 3.
to 3.
to 3.
to 3.
to 2.
to 2.
to 2.
to 2.
to 2.
to 2.
to 1.
to 1.
to 1.
to 1.
to 1.
to 1.
to 0.
to 0.
to 0.
to 0.
to 0.
to 0.
to 0.
882
726
571
416
257
102
945
788
629
475
317
162
003
848
291
535
375
222
064
908
750
595
437
282
123
968
811
655
497
341
184
056
CHANNEL
WIDTH
(VOLTS)-
0.
0.
0.
0.
0.
0.
0.
0.
0,
0,
0,
0
0
0,
0
0,
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
156
155
155
159
155 .
157
,157
,159
.154
.158
.155
.159
.155
.157
.156
.160
.153
.153
,156
.158
.155
.158
.155
.159
.156
.157
.156
.158
.156
.157
.128
.056
i RANGE (VOLTS)
4.
4.
4.
4.
4.
3.
3.
3.
3.
3.
3.
2.
2.
2.
2.
2.
2.
2.
1.
1.
1.
1.
1.
1.
0.
0.
0.
0.
0.
0.
0.
712
555
400
241
087
929
773
613
460
304
148
990
835
678
523
364
211
053
898
740
586
429
273
116
962
804
648
491
336
179
055
-
to 4.
to 4.
to 4.
to 4.
to 4.
to 4.
to 3.
to 3.
to 3.
to 3.
to 3.
to 3,
to 2,
to 2.
to 2,
to 2,
to 2,
to 2,
to 2,
to 1.
to 1,
to 1,
to 1
to 1
to 1
to 0
to 0
to 0
to 0
to 0
to 0
to 0
868
712
555
400
241,
087
929
773
,613
.460
.304
.148
.990
,835
.678
.523
.364
.211
.053
.898
,740
.586
.429
.273
.116
.962
.804
.648
.491
.336
.179
.055
CHANNEL
WIDTH
(VOLTS)
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
.156
.157
.155
.159
.154
.158
.156
.160
.153
.156
.156
.158
.155
.157
.155
.159
.153
.158
.155
.158
.154
.157
.156
.157
.154
.158
.156
.157
.155
.157
.124
.054
RANGE (VOLTS)
4.
4.
4.
4.
4.
3.
3.
3.
3.
3.
3.
3.
2.
2.
2.
2.
2,
2.
1.
1.
1.
1,
1,
1,
0
0,
0
0,
0
0
0,
736
580
426
266
107
952
795
635
478
,322
,166
,010
,849
,693
,537
,379
.220
,063
,908
,750
,592
,436
.279
.123
.964
.806
.650
.493
.335
.178
.054
-
to 4.
to 4.
to 4,
to 4.
to 4,
to 4,
to 3.
to 3,
to 3.
to 3
to 3
to 3
to 3
to 2,
to 2
to 2
to 2
to 2
to 2,
to 1
to 1,
to 1
to 1
to 1
to 1
to 0
to 0
to 0
to 0
to 0
to 0
to 0
,892
,736
,580
,426
,266'
,107
,952
,795
.635
.478
.322
.166
.010
.849
.693
.537
.379
.220
.063
.908
.750
.592
.436
.279
.123
.964
.806
.650
.493
.335
.178
.054
CHANNEL
WIDTH
(VOLTS)
0.156
0.156
0.154
0.160
0.159
0.155
0.157
0.160
0.157
0.156
0.156
0.156
0.161
0.156
0.156
0.158
0.159
0.157
0.155
0.158
0.158
0.156
0.157
0.156
0.159
0.158
0.156
0.157
0.158
0.157
0.124
0.054
TEMPERATURE COEFFICIENT
T. - T,
x 100
4.712 - 4.736
4.712
x 100 f 30
0.0169%/°C
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TABLE 18-2. - PULSE HEIGHT CALIBRATION-UNIT #2
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
32
31
30
29
28
27
26
25
24
23
 INFORMATION NOT AVAILABLE
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
18-6
TABLE 18-2. - PULSE HEIGHT CALIBRATION-UNIT #2 (CONCLUDED)
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
4
3
2 •
1
0
INFORMATION NOT AVAILABLE
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TABLE 18-3. - PULSE HEIGHT CALIBRATION - UNIT #3
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
32 0.151
31 4.703 to 0.150
30 .. 4.552 to 4.703 0.150
29 4.402 to 4.552 0.151
28 4.251 to 4.402 0.150
27 4.101 to 4.251 0.152
26 3.949 to 4.101 0.151
25 3.798 to 3.949 0.154
24 3.644 to 3.798 0.149
23 3.495 to 3.644 0.152
22 3.343 to 3.495 0.151
21 3.192 to 3.343 0.152
20 3.040 to 3.192 0.152
19 2.888 to 3.040 0.152
18 2.736 to 2.888 0.152
17 2.584 to 2.736 0.154
16 2.430 to 2.584 0.152
15 2.278 to 2.430 0.154
14 2.124 to 2.278 0.153
13 1.971 to 2.124 0.157
12 1.814 to 1.971 0.153
11 1.661 to 1.814 0.156
10 1.505 to 1.661 0.155
9 1.350 to 1.505 0.158
8 1.192 to 1.350 0.158
7 1.034 to 1.192 0.161
6 0.873 to 1.034 0.162
5 0.711 to 0.873 0.167
4 0.544 to 0.711 0.170
18-8
TABLE 18-3. - PULSE HEIGHT CALIBRATION - UNIT #3 (CONCLUDED)
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
4 0.544 to 0.711 0.170
3 0.374 to 0.544 0.177
2 0.197 to 0.374 0.179
1 0.
0
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TABLE 18-4 PULSE HEIGHT CALIBRATION - UNIT #4
CHANNEL RANGE ("VOLTS') CHANNEL WIDTH CVOLTS1
32 4.868 to -
31 4.713 to 4.868 0.155
30 4.558 to 4.713 0.155
29 4.403 to 4.558 0.155
28 4.246 to 4.403 0.157
27 4.093 to 4.246 0.153
26 3.937 to 4.093 0.156
25 3.782 to 3.937 0.155
24 3.628 to 3.782 0.154
23 3.473 to 3.628 0.155
22 3.317 to 3.473 0.156
21 3.162 to 3.317 0.155
20 : 3.004 to 3.162 0.158
19 2.850 to 3.004 0.154
18 2.694 to 2.850 0.156
17 2.538 to 2.694 0.156
16 2.379 to 2.538 0.159
15 2.226 to 2.379 0.153
14 2.069 to 2.226 0.157
13 1.914 to 2.069 0.155
12 1.756 to 1.914 0.158
11 1.601 to 1.756 0.155
10 1.444 to 1.601 0.157
9 1.288 .to 1.444 0.156
8 1.130 to 1.288 0.158
7 0.974 to 1.130 0.156
18-10
TABLE 18-4 (Concluded)
CHANNEL . RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
6 0.816 to 0.974 0.158
5 0.660 to 0.816 0.156
4 0.501 to 0.660 0.159
3 0.345 to 0.501 0.156
2 0.187 to 0.345 0.158
1 0.030 to 0.187 0.157
0 to 0.030
18-11
TABLE 18-5 PULSE HEIGHT CALIBRATION - UNIT #5
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
32 1.878 to - -
31 4.722 to 1.878 0.156
30 4.566 to 4.722 0.156
29 4.410 to 4.566, 0.156
28 4.252 to 4.410 0.158
27 4.097 to 4.252 . 0.155
26 3.939 to 4.097 0.158
25 3.783 to 3.939 0.156
24 3.624 to 3.783 0.159
23 3.469 to 3.624 0.155
22 3.310 to 3.469 0.159
21 3.153 to 3.310 0.157
20 . 2.996 to 3.153 0.157
19 2.839 to 2.996 0.157
18 2.679 to 2.839 0.160
17 2.524 to 2.679 0.155
16 2.363 to 2.524 0.161
15 2.206 to 2.363 0.157
14 2.048 to 2.206 0.158
13 1.890 to 2.048 0.158
12 . 1.730 to 1.890 0.160
11 1.573 to 1.730 0.157
10 1.413 to 1.573 0.160
9 1.255 to 1.413 0.158
8 1.095 to 1.255 0.160
7 0.935 to 1.095 0.160
6 0.775 to 0.935 0.160
5 0.615 to 0.775 0.160
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TABLE 18-5 (Concluded)
CHANNEL RANGE (VOLTS) CHANNEL WIDTH (VOLTS)
4 0.454 to 0.615 0.161
3 0.293 to 0.454 . 0.161
2 0.133 to 0.293 0.160
1 0.025 to 0.133 0.108
0 - to 0.025
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TABLE 18-6 RISE TIME DISCRIMINATION VS PULSE HEIGHT
Pulse
Rise Time % of 20,000 counts
CHANNEL (Nanoseconds) Producing Discriminator Bit
32 30 1001
32 SO 0%
17 30 100%
17 ..50 01
9 30 1001
9 .50 01
5 30 100%
5 50 0%
3 30 100%
3 50 0%
2 30 1001
2 . 50 0.71
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APPENDIX A
TDK RKV1KW OF SCIENTIFIC INSTRUMENTS VOl.l'MK 41. N'L'MHKK I
Feedback. Control of Proportional Counter Gain
MICHAEL LAHPTON
Sport Srittm Ub.>rati>ry, I'mirtntly of Cdiformia, Btrktty, BtrktUy, California 947X)
(krtcivwl 8 June 1970; and in final form, 21 September 1970)
• A technique b dncrilwd fra nahilizing the gain of • gu proportional counter iyttem. A feedback dfiul b derived
from an auxiliary calibration counter, which controll the high voltage k|i|)lied to the detectors. Theoretical qwed
and accuracy Ijmiialioni arc diwuwd IVrformancr of on actual sviieni it dt*cri1*d.
INTRODUCTION
ENT applying gas proportional counting systems
lo .v-ray spectroscope, il is desirable that the sys-
tem gain be maintained constant during the data collection.
Tht amplification obtained from the gas counter is,
however, critically dependent upon the applied high
voltage, the gas pressure, and the presence of impurities.
The stabilization technique described below provides rapid
and accurate automatic control of system gain with respect
to these variations. Briefly, an auxiliary calibration counter
shares gas and high voltage with the main detector. The
calibration counter is constantly irradiated by a radio-
net ivc \-ray emitter, and its performance is electronically
• monitored. A correction signal, equal lo the lime integral
of a function of the gain error, is fed back to control the
high voltage. This feedback loop is shown to have zero
steady state average gain error. Furthermore, it can
perform corrections quickly and can accommodate a large
dynamic range.
I. TECHNIQUE
Consider the feedback loop shown in Fig, 1. A high
voltage power supply in controlled by a voltage V. Its
output will be taken to be a linear function of V. The
high voltage is applied to the detectors to be stabilized,
which will be assumed to exhibit an exponential depend-
ence of gain with voltage. The detector signal is amplified
electronically. At this point, the system gain G is defined
as the ratio of the mean output pulse height to the x-ray
energy. Then G can be described as 'U function of V by
G-Ht** (V/keV), (1)
where H and S describe the system gain and control
sensitivity, respectively. To close ihe Itwp, a discriminator
is set at some threshold voltage y*. The discriminator is so
designed as to subtract an amount of charge () from the
storage capacitor C whenever u pulse exceeding y» is
received; furthermore, it adds charm- C* upon receipt of a
pulse whose height is less than y«. Consequently,, the dis-
criminator will adjust the system gain in such a manner as
to keep the x-ray calibration peak centered on the thresh-
old )•<>. Quantitatively, in equilibrium the count rate alwvc
ye, will equal the count rate below y*. This loop differs
fundamentally from that described by Brink man und «lc
(Jroene,1 where a rate meier controls system gain. For
example, in our circuit I he average loop error is zero,
independent of Ihe counting rate.
II. DYNAMICS OF THE LOOP
We first calculate the behavior of the feedback loop,
using an average dependence of discriminator output vs
gain that ignores statistical rate fluctuations. Owing to the
complexity of the resulting differential equation, the ap-
proach to equilibrium is described in two regimes: the
large correction approximation and the small-error linear
approximation. The loop time constant is then denned.
Finally, a statistical perturbation analysis js presented,
and the trade-off between fast loops (which are subject to
increased gain jitter) and accurate loops (which are slow
to correct errors) is discussed.
Let R represent the total count rate. If the pulses
exhibit a Gaussian height distribution with a mean height
K and standard deviation a, the count rate Rt of pulses
exceeding the threshold y* will be
~**Lv c)j
where Ge- yo/E is the equilibrium system gain and 4 (*)
is the cumulative normal distribution. From the descrip-
tion of the discriminator, we note that the control voltage
V decreases by Q/C for each pulse exceeding y» and
increases by Q/C for each undenize pulse. Thus the rate of
Fie. I. Illcck iliaitnm n( the (tain controlled feedback loop.
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FIG. 2. Root mean iqtiare pdn jitter t vi time- constant r for never*!
valun of tbe count rate X. Auxiliary totln give X-QK/C in nepen
Per count tnti the UrRVHugnal time conuonl T in wcundi per neper.
Knolulion -1(1",' rnw.
change of V is
ill' 0
—•»—(ralu under y0—rule over y»)
(2)
ID. LARGE CORRECTIONS
For the case where the pain error is substantially greater
(hen the detector resolution, Eq. (2) can be greatly simpli-
fied. For (G-G0)/G>a/E, and has*«l; if (G-G«)/G<
— a/Et *«sO. In either case, essentially all the corrections
dre in the same direction, and the control voltage moves
with its maximum time derivative QK/C V/sec. Thus,
the gain falls or rises exponentially with time at a rate of
QRS/C Np/sec. The time required to span a large correc-
tion from gain G\ to gain Cj is
(C/QRS) lnG,/Ci- T InCt/Gi,
IV. SMALL CORRECTIONS
(3)
Equations (1) and (2) can be solved for small variations
in gain by linearizing them. This procedure is accurate
when the required correction is smaller than a standard
deviation, that is, when \G-Go\/G<<r/K. For the control
voltage change r= V— Vt, we write
whose solution is
Here, K represent! any initial error; it is seen to decay
vtpnnvnliully with time constant \/ab. These two factors
can be obtained from Eqs. (1) and (2) by differentiation
a-SG,
(4)
Hence, the time constant
Ql C <r-- .QRS E
V. FLUCTUATIONS
The feedback loop at equilibrium is constantly perturbed
by the statistical nature of the consecutive gain determina-
tions. On a short time scale, tbe control voltage V performs
a random walk with step size Q/C and mean rate R. On a
longer scale, however, the feedback removes the random
walk divergence and limits the variance of V to & value
where r represents the small perturbation time constant.
Consequently, the root mean square (rms) gain variation
t will be
VI. SYSTEM DESIGN
The performance of the feedback loop has been described-
by its response time for large corrections, by its timr
constant for correcting small gain errors, and by its rms
gain jitter. Equations (3), (4), and (5) identify the
dependence of these properties upon resolution, count
rate, and the parameter X»Q5/C, which describes the
fractional change in system gain caused by a single count.
The system designer is usually faced with a given detector
resolution, for which R and X must be chosen to provide
sufficient speed and accuracy. This choice is conveniently
made with the help of a plot of the rms gain jitter e v* T
for several values of the count rate R. In Fig. 2, an example
is given for a detector whose resolution <r/£=HI%
(23.6% FWHM). In some systems where large gain cor-
rections will be required, the pull-in time per neper T will
be the dominant consideration. A scale for T has been
shown in Fig. 2, again for 10% rms resolution.
VH. DIGITAL CONTROL
Because the feedback system described above has
equally spaced discrete states, a digital servosystem with
identical properties can be constructed. The storage fum'
tion of the capacitor would be performed by a register
capable of being incremented up and down by the discrim-
inator. The control voltage must then be obtained from
this register by a digital-to-analog converter.
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VTJI. PERFORMANCE
The accuracy with which one proportional counter can
stabilize the amplification of anoihrr proportional counter
depends, not only upon the acturarv of the feedback loop,
but also upon the degree to which the detectors respond
equally to gain perturbing influences. Consequently, two
kinds of system tests have been performed: measurements
. of the calibration loop stability, and measurements of the
stability of the indirectly controlled proportional counter.
A gain controlled system was assembled as shown in
Fig. 1, using series flow proportional counters fed with an
argon-methane gas mixture at 760 Torr. These cylindrical
side-window counters had anode and cathode radii of 25 it
and U mm, respectively. The gas gain was found to vary
as exp ({7/120). Gain control was obtained with the use
of a high voltage converter whose output U varied as
(/-1200+200K V. The combination then yielded a
control sensitivity 5-1.67 \p/V. For an x-ray energy
£*» 5.9 keV, the detector resolution a/E was approximately
10%. The amplifier employed a 1 «tsec clipping time con-
stant and was set to a nominal gain of ID" V/C. From the
pulse response data of Mathieson,1 a discriminator setting
yo» 2.5 V should correspond to a gas gain of approximately
30000. The details of the discriminator are shown in
Fig. 3. With the values given, Q/C-* 1 mV/count.
In operation, the observed performance of the system
agreed closely with the calculated performance. For
example, with R = l \ counts/sec, the measured pull-in
time T was 60±5 sec, as compared with the theoretical
54 sec. At higher count rates, even better agreement was
obtained. The system gain jitter was measured by calcu-
lating the standard deviation of 100 well spaced values of
the control voltage. The measured standard deviation
(5.7±1 mV) agrees with the predicted standard deviation
of 6 mV, and corresponds to an rms gain jitter of 1%. Gain
drift of this feedback loop was monitored with a pulse
Kjo. 3. Schematic diagram of the discriminator KTVO. Compamnr
Kl triattn on any pub* eiceeciing the amplifier notoc level; HI
trifgrn only if a inilie exceeds the dttired thmhoUJ y». fr'nr v»luvn
•hown, G.'C-l mV/counl.
height analyzer; over a 24 h period, the gain varied less
than one channel from the channel 93 x-ray peak location.
Similar runs without gain stabilization revealed gain
drifts of 10 to 20%, presumably owing to changes in baro-
metric pressure, temperature, or gas composition.
Gain measurements were also performed on the in-
directly controlled gas counter. Accurate stabilization
requires that this detector have the flame dimensions as
the calibration counter, in order that the control sensitivi-
ties S be equal: A 1% difference in anode radius will cause
a J% difference in S, Representative spectra were accumu-
lated over several days, using a 5.9 keV **Fe-"Mn x-ray
source at count rates from 50 to 600 counts/sec. The Rain
drift did not exceed 3% over any 24 h period.
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